Fields In DMA0_CH1PADDR (0x40020000, 0x0024)
Field
Offset
Width
gd32c103
gd32c113
PADDR
0
32
✔
✔