Fields In DMA1_CH0PADDR (0x40020400, 0x0010)
Field
Offset
Width
gd32c103
gd32c113
PADDR
0
32
✔
✔