Fields In DMA0_CH1PADDR (0x40020000, 0x0024)
Field
Offset
Width
gd32e103
PADDR
0
32
✔