Fields In DMA0_CH1PADDR (0x40020000, 0x0024)
Field
Offset
Width
gd32e503
gd32e505
gd32e507
gd32e508
PADDR
0
32
✔
✔
✔
✔