Fields In DMA1_CH2PADDR (0x40020400, 0x0038)
Field
Offset
Width
gd32e503
gd32e505
gd32e507
gd32e508
PADDR
0
32
✔
✔
✔
✔