Fields In DMA1_CH1PADDR (0x40020400, 0x0024)
Field
Offset
Width
gd32f205
gd32f207
PADDR
0
32
✔
✔