Fields In DMA0_CH1PADDR (0x40020000, 0x0024)
Field
Offset
Width
gd32f303
gd32f305
gd32f307
PADDR
0
32
✔
✔
✔