Fields In DMA1_CH0PADDR (0x40020400, 0x0010)
Field
Offset
Width
gd32f303
gd32f305
gd32f307
PADDR
0
32
✔
✔
✔